NOT RECOMMENDED FOR NEW DESIGNS
DS1225Y
READ MODE
The DS1225Y executes a read cycle whenever WE (Write Enable) is inactive (high) and CE (Chip
Enable) and OE (Output Enable) are active (low). The unique address specified by the 13 address inputs
(A 0 -A 12 ) defines which of the 8192 bytes of data is to be accessed. Valid data will be available to the
eight data output drivers within t ACC (Access Time) after the las t address input signal is stable, providing
that CE and OE access times are also satisfied. If CE and OE access times are not satisfied, then data
access must be measured from the later-occurring signal and the limiting parameter is either t CO for CE
or t OE for OE rather than address access.
WRITE MODE
The DS1225Y executes a write cycle whenever the WE and CE signals are active (low) after address
inputs are stable. The later-occurring falling edge of CE or WE will determine the start of the write
cycle. The write cycle is terminated by the earlier rising edge of CE or WE . All address inputs must be
kept valid throughout the write cycle. WE must return to the high state for a minimum recovery time
(t WR ) before another cycle can be initiated. The OE control signal should be kept inactive (high) during
write cycles to avoid bus contention. However, if the output drivers are enabled ( CE and OE active) then
WE will disable the outputs in t ODW from its falling edge.
DATA RETENTION MODE
The DS1225Y provides full functional capability for V CC greater than 4.5 volts and write protects at 4.25
nominal. Data is maintained in the absence of V CC without any additional support circuitry. The
DS1225Y constantly monitors V CC . Should the supply voltage decay, the NV SRAM automatically write
protects itself, all inputs become “don’t care,” and all outputs become high impedance. As V CC falls
below approximately 3.0 volts, a power switching circuit connects the lithium energy source to RAM to
retain data. During power-up, when V CC rises above approximately 3.0 volts, the power switching circuit
connects external V CC to RAM and disconnects the lithium energy source. Normal RAM operation can
resume after V CC exceeds 4.5 volts.
2 of 8
相关PDF资料
DS1230WP-150+ IC NVSRAM 256KBIT 150NS 34PCM
DS1230YP-100+ IC NVSRAM 256KBIT 100NS 34PCM
DS1245AB-120IND+ IC SRAM NV 128KX8 5.25V 32-DIP
DS1245W-100IND+ IC NVSRAM 1MBIT 100NS 32DIP
DS1245Y-70IND+ IC NVSRAM 1MBIT 70NS 32DIP
DS1249AB-85IND# IC NVSRAM 2048KBIT 85NS 32DIP
DS1249W-100IND# IC NVSRAM 2MBIT 100NS 32DIP
DS1249Y-70IND# IC NVSRAM 2MBIT 70NS 32DIP
相关代理商/技术参数
DS1225Y-200IND 功能描述:NVRAM 64k Nonvolatile SRAM RoHS:否 制造商:Maxim Integrated 数据总线宽度:8 bit 存储容量:1024 Kbit 组织:128 K x 8 接口类型:Parallel 访问时间:70 ns 电源电压-最大:5.5 V 电源电压-最小:4.5 V 工作电流:85 mA 最大工作温度:+ 70 C 最小工作温度:0 C 封装 / 箱体:EDIP 封装:Tube
DS1225Y-200-IND 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:64K Nonvolatile SRAM
DS1225Y-200IND+ 功能描述:NVRAM RoHS:否 制造商:Maxim Integrated 数据总线宽度:8 bit 存储容量:1024 Kbit 组织:128 K x 8 接口类型:Parallel 访问时间:70 ns 电源电压-最大:5.5 V 电源电压-最小:4.5 V 工作电流:85 mA 最大工作温度:+ 70 C 最小工作温度:0 C 封装 / 箱体:EDIP 封装:Tube
DS1227 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:KickStarter Chip
DS1227S 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:KickStarter Chip
DS-1227ZJ 制造商:Hikvision USA 功能描述:Flush Mount Bracket - Wht27In X 3.33In 制造商:HIKVISION 功能描述:FLUSH MOUNT BRACKET - WHT 27IN X 3.33IN
DS1228 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:+5V Powered Dual RS-232 Transmitter/Receiver
DS-1229ZJ 制造商:Hikvision USA 功能描述:Camera Wall Mount Bracket9.88In X 3.94In X 7.17In 制造商:HIKVISION 功能描述:CAMERA WALL MOUNT BRACKET 9.88IN X 3.94IN X 7.17IN